

1) A phase locked loop(PLL) system including  
a phase frequency detector (PFD),  
a filter, a variable frequency oscillator (VFO), and  
a feedback loop including a frequency divider, said PLL operating over a  
5 frequency range that includes a number of frequency sub-ranges,  
said VFO having a variable gain profile, the gain profile of said VFO being  
controlled by gain control logic which sets the gain profile of said VFO so that the  
gain of the VFO remains within a desired range as the operation of said PLL  
moves between said frequency sub-ranges.

10

2) A method of operating a phase locked loop (PLL) which operates over a  
frequency range that includes a number of frequency sub-ranges,  
said PLL including a variable frequency oscillator (VFO) the gain profile of  
which can be varied by changing the value of selected components of said VFO,  
15 said method including,  
determining the particular setting of said selected components for each  
frequency sub-range that produces a selected gain profile that is within pre-  
established limits for each of said frequency sub-ranges, and  
changing the settings of said selected components to the particular  
20 settings for each frequency sub-range when said PLL is set to operate within a  
particular sub-range.

3) A phase locked loop(PLL) system including

a phase frequency detector (PFD),

a filter, a variable frequency oscillator (VFO),

and a feedback loop including a frequency divider,

5        said PLL operating over a frequency range that includes a plurality of  
frequency sub-ranges,

      said VFO having variable gain profile, said variable gain profile having one  
value for each particular frequency sub-range which maintains the gain of said  
VFO within pre-established limits within said particular frequency sub-range, and

10        logic operable when the frequency of operation of said PLL changes  
frequency sub-range to change the gain profile of said VFO to a value which  
maintains said gain within pre-established limits over said frequency sub-range.

4) The system recited in claim 1 wherein said frequency range is from 2.4 GHz to

15    2.48 GHz.

5) The method in recited in claim 1 wherein said frequency range is from 2.4 GHz  
to 2.48 GHz.

20    6) The system of claim 1 wherein said desired range of gain is from 0.26GHz per  
volt to 0.325 GHz per volt.

7) The method of claim 2 wherein said pre-established limits are from 0.26GHz  
per volt to 0.325 GHz per volt.

8) The system in claim 1 wherein said frequency range is divided into three sub-ranges.

5 9) The method of claim 2 wherein said frequency range is divided into three sub-ranges.

10) A phase locked loop(PLL) including

a phase frequency detector (PFD),

10 a filter, a voltage controlled oscillator (VCO), and

a feedback loop including a frequency divider,

said PLL operating over a frequency range that includes a number of

frequency sub-ranges, said VCO having a variable gain profile, and

means for changing the gain profile of said VCO when said, PLL changes

15 operation between said frequency sub-ranges,

whereby the gain of said VCO is within pre-established limits over each frequency sub-range.

11) A method of operating a phase locked loop (PLL) which operates over a

20 frequency range that includes a number of frequency sub-ranges, said PLL

including a voltage controlled oscillator (VCO) the gain profile of which can be varied,

said method including

changing the frequency of operation of said PLL,

determining if said PLL is operating in a different frequency sub-range when the frequency of operation changes, and

when the frequency of operation of said PLL changes frequency sub-ranges, changing the gain profile of said VCO to a profile that is within pre-established limits over said frequency sub-range.

12) A phase locked loop (PLL) system which operates over a frequency range that includes a number of frequency sub-ranges, said PLL including

a variable frequency oscillator (VFO) the gain profile of which can be varied,

first means for changing the frequency of operation of said PLL,

second means for determining if changes to the frequency of operation of said PLL has changed the frequency sub-range in which said PLL is operating, and

third means operable when the frequency of operation of said PLL changes frequency sub-ranges to change the gain profile of said VFO to a profile that has a gain within pre-established limits over said frequency sub-range.

13) The system recited in claim 12 wherein said frequency range is from 2.4 Ghz to 2.48 Ghz.

14) The system of claim 1 wherein said pre-established limits of gain is from 0.26GHz per volt to 0.325 GHz per volt.

15) A method of operating a phase locked loop (PLL) which operates over a frequency range that includes a number of frequency sub-ranges, said PLL including a variable frequency oscillator (VFO), said PLL having a loop gain profile which can be varied, said method including,

5           determining if changes to the frequency of operation of said PLL has changed the frequency sub-range in which said PLL is operating, and

          changing change the loop gain profile of said PLL when the operation of said PLL changes sub-ranges, said profile being changed to a profile that has a gain within pre-established limits over said frequency sub-range.

10

16. A phase locked loop (PLL) system recited in claim 12 wherein said third means includes gain control logic which changes the gain of said VFO when said PLL changes sub-ranges.

15   17. A phase locked loop (PLL) system recited in claim 12 wherein the overall gain of said system is substantially symmetrical around the center of said frequency range.

18. A phase locked loop(PLL) system including  
20           a phase frequency detector (PFD),  
          a filter,  
          a variable frequency oscillator (VFO), and  
          a feedback loop including a frequency divider,

said PLL operating over a frequency range that includes a number of frequency sub-ranges,

said PLL having a variable loop gain profile,

the loop gain profile of said PLL being controlled by gain profile control

5 logic which sets the loop gain profile of said PLL so that the loop gain of the said PLL remains within a desired range as the operation of said PLL moves between said frequency sub-ranges.

10 19) The phase locked loop system recited in claim 18 wherein said loop gain profile is changed by changing the gain profile of said VFO.

20) The phase locked loop system recited in claim 18 wherein said VFO is a Voltage controlled oscillator (VCO).